Technical/Functional Skills:-
- Proficient in Verilog, System Verilog, C, and C++
- Excellent knowledge of Verilog and System Verilog; experience with Python, Perl, and TCL is a plus
- Strong understanding of clocking architectures, synchronization, and CDC methodology
- Preferred experience in SERDES, DDR, Memory Controller, or MAC Design
